

<b>Notice of References Cited</b>	Application/Control No. 10/015,180	Applicant(s)/Patent Under Reexamination JAIN ET AL.	
	Examiner Thomas H. Stevens	Art Unit 2123	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,323,690	11-2001	Yamashita et al.	326/113
	B	US-5,629,859	05-1997	Agarwala et al.	716/6
	C	US-5,379,231	01-1995	Pillage et al.	703/14
	D	US-5,754,826	05-1998	Gamal et al.	703/14
	E	US-6,058,252	05-2000	Noll et al.	716/10
	F	US-6,108,793	08-2000	Fujii et al.	713/400
	G	US-4,584,653	04-1986	Chih et al.	716/17
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	Pandey et al., "VHDL Semantics and Validating Transformations" IEEE July 1999, vol 18., no. 7. pg., 936-955
*	V	Gregory-B., "Avoiding HDL Synthesis Pitfalls" Synopsis Inc. 1994, Electronic Product Design vol.15, no. 2, pg. 23-24
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.